

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
		("microadjstructuremicrostructure)with(gripermanipulator)".PN	US-PGPU B; USPAT; USOCR	OR	OFF	2004/11/30 13:36
L1	62	triple adj gate with (mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:32
L2	393884	"2" and (triple adj gate mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 13:12
L3	62	1 and (triple adj gate mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:32
L4	1	triple adj gate with (mosfet transistor).ti	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:34
L5	14	((triple tri multi) adj gate) with (mosfet transistor).ti	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:44
L6	128	((i h) adj shape\$2) with (mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:37
L7	277	((triple tri multi) adj gate) with (mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:50
L8	514	((triple tri i h) adj gate) with (mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:50
L9	4954	((triple tri i h) near4 gate) with (mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:50
L10	369	((triple tri) near4 gate) with (mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 14:52
L11	98	((triple tri) near gate) with (mosfet transistor)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 15:28
L12	19	((triple tri) near gate).ti	US-PGPU B; USPAT; EPO; JPO	OR	ON	2004/12/08 15:28

S1	71993	(method process\$3) with (side adj wall sidewall spacer)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/06/06 10:43
S2	10472	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S3	8483	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and ((etch\$3) with (side adj wall sidewall spacer))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:44
S4	3612	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:42
S5	1636	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 thermal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S6	1636	((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 thermal\$5 temperature))) and (substrate anneal\$3 heat\$3 thermal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45

S7	364	((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with substrate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:50
S8	99	((((method process\$3) with (side adj wall sidewall spacer)) and ((substrate with gate) same (dielectric oxide))) and (etch\$3 with (plasma vapor))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate)) and ((rotation\$2 rotat\$2 rotating spin\$4 turning turn\$3) with substrate)) and (acid with etch\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 08:51
S9	10135	(method process\$3) with ((side adj wall sidewall spacer) with (gate transistor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:41
S10	28954	((side adj wall sidewall spacer) with (gate transistor))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:43
S11	22184	(((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:44

S12	13851	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:45
S13	4977	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:46
S14	4977	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:48
S15	2079	((((side adj wall sidewall spacer) with (gate transistor))) and ((dielectric insulat\$3 oxide) with gate)) and ((etch\$3) with (side adj wall\$1 sidewall\$1 spacer\$1))) and (substrate with (anneal\$3 heat\$3 themal\$5 temperature))) and (substrate anneal\$3 heat\$3 themal\$5 temperature gate dielectric oxide sidewall spacer side wall plasma vapor etching etch\$2 gate insulat\$3)) and (wet near\$5 etch\$3)	US-PGPU B; USPAT; EPO; JPO	OR	ON	2003/05/27 09:48

